We demonstrate the formation of semimetal graphite/semiconductor Schottky barriers where the semiconductor is either silicon (Si), gallium arsenide (GaAs) or 4H-silicon carbide (4H-SiC). Near room temperature, the forward-bias diode characteristics are well described by thermionic emission, and the extracted barrier heights, which are confirmed by capacitance voltage measurements, roughly follow the Schottky-Mott relation. Since the outermost layer of the graphite electrode is a single graphene sheet, we expect that graphene/semiconductor barriers will manifest similar behavior.
Metal-semiconductor contacts are ubiquitous in semiconductor technology not only because they are unavoidable, but also because the associated (Schottky) barriers to electronic transport across the metal-semiconductor interface can be tuned by judicious choice of materials and processing techniques [1] . The most prominent property of a Schottky barrier is its rectifying characteristic; the barrier acts like a diode with large currents flowing for forward bias and significantly smaller currents flowing for reverse bias [2] . If low resistance and "ohmic" (linear) I-V characteristics are desired, then materials and/or processing techniques are chosen to assure that the Schottky barrier height (SBH) φ B is small compared to temperature (i.e., φ B << k B T ). Semimetal rather than metal electrodes can also be used. For example, epitaxial ErAs/InAlGaAs diodes fabricated by molecular beam epitaxy have barrier heights that can be tuned over a wide range by adjusting composition and doping [3] .
Here we report on the use of highly oriented pyrolytic graphite (HOPG) as the semimetal in semimetal/semiconductor Schottky barriers. We demonstrate rectifying characteristics on three different n-type semiconductors each of which is uniquely suited to specific applications: namely Si, with its robust oxide, to field gated transistors, GaAs, with its direct band gap, to spintronic and optical applications and SiC, with its high thermal conductivity and breakdown strength, to high power/frequency devices. Advantageously the HOPG contact, which can be applied at room temperature, causes minimal disturbance at the semiconductor surface for two reasons: the graphene sheets of the graphite are robustly impervious to diffusion of impurity atoms [4] and the Van der Waals force of attraction is relatively weak. Since φ B is related to an interfacial dipole layer associated with bond polarization [1] , we infer that barrier properties are determined primarily by the outermost layer of the HOPG contact, i.e., a single layer graphene (SLG) sheet. Accordingly, our results anticipate similar phenomenology using two-dimensional (2D) graphene rather than three-dimensional (3D) graphite. * Corresponding author: afh@phys.ufl.edu
Other examples demonstrating SLG-like properties in graphite include ARPES evidence for the precursor influence of K-point Dirac fermions [5] and a pronounced temperature-dependent upturn in the in-plane resistivity (ρ ab ) in the 300 K < T < 900 K temperature range where the next-to-nearest neighbor couplings can be ignored so that the graphite can be described as a stack of graphene bilayers [6] .
We have used commercially available n-type Si and GaAs with 1 × 10 15 cm −3 phosphorus (P) and 3 × 10 16 cm −3 silicon (Si) doping densities respectively. The 4H-SiC wafers are layered, comprising a 5 µm-thick layer of doped epilayer (1 × 10 16 cm −3 ) deposited onto an insulating 4H-SiC substrate. The substrates are thoroughly cleaned to remove any native oxide and/or contaminants. Ohmic contacts are made on the substrates using existing ohmic contact recipes [7, 8, 9] .
The HOPG contacts are made to the semiconductors using three related techniques: (1) spring loaded bulk HOPG, (2) Van der Waals adherence of cleaved HOPG flakes or (3) HOPG "paint". In the first technique a relatively large (∼1 mm 2 ) piece is gently pressed onto the substrate. In the second cleavage technique, mechanically exfoliated HOPG sheets are landed on the semiconducting substrates. Occasionally, relatively large area (∼ 0.5 mm 2 ) HOPG flakes flatten out with strong adherence to the substrate due to Van der Waals attraction. In the paint technique, graphite powder/flakes are sonicated in residue-free 2-butoxyethyl acetate and octyl acetate and the painted contacts allowed to air dry. All of these "soft-landing" techniques give similar results when the applied currents are normalized with respect to contact area.
The three panels of Fig. 1 show the measured current density vs. voltage (J-V ) room-temperature characteristics of HOPG paint contacts on Si,GaAs and 4H-SiC substrates. These data represent a subset of 27 different samples, all giving similar results independent of the method of application of the HOPG electrode. As seen from Fig. 1 , graphite based junctions show good rectification at room temperature. For all of the junctions the rectification is preserved down to 20K.
When electron transport over the barrier height is dominated by thermionic emission, the semilogarithmic 
where I s = AA * T 2 exp(−qφ B0 /k B T ) is the saturation current, qφ B0 is the zero bias SBH, A * is the Richardson constant, T is the absolute temperature, and V is the voltage across the ohmic and HOPG contacts. As shown in the panel insets of Fig 1, the HOPG/Si junctions displayed 2-3 decades of linearity in the semilogarithmic J-V curve while the HOPG/GaAs and HOPG/4H-SiC junctions displayed respectively 6 and 4 decades of linearity. The deviations from linearity can be attributed to the existence of more than one transport process, such as space-charge limited emission at low voltages and series resistance effects at higher voltages.
Extraction of a reliable value for φ B0 from Eq. 1 requires knowledge of the electrically active area A. For the HOPG paint contacts, A is not accurately known due to the unknown contact areas of the randomly distributed graphite pieces/flakes on the semiconductor. We remedy this situation by plotting semilogarthmic isothermal I-V curves, rather than the J-V curves shown in Fig. 1 , and then use extrapolation from the linear regions to V = 0 to determine I s (T ). Analysis is facilitated by writing the equation for I s (T ) in the form,
where the unknowns A and φ B0 now appear in separate terms. Typical Richardson activation energy plots of ln(I s (T )/T 2 ) versus T −1 are shown in Fig. 2 over the temperature range 250-330 K for HOPG/Si:P (red squares) and HOPG/GaAs:Si (blue circles) junctions. The effective SBHs are calculated from the slopes to be 0.40(1) eV and 0.50(1) eV for Si and GaAs respectively (Table I) with ideality factors (η) spanning from 1.25 to 2.0 for the paint samples shown in Fig. 1 . The ideality factors (η) of the graphite flake samples (1.12 ≤ η ≤ 1.50) are found to be typically smaller than those of the samples prepared by the paint and pressure-contact methods.
Values of η greater than unity are generally attributed to bias dependent SBHs, generation-recombination, thermally assisted tunneling, and image force lowering [1] . These effects can be quantitatively taken into account by finding the flat band zero-electric-field SBH, φ BF , where surface surface states, if they exist, are depleted of charge and tunneling and image force lowering effects are not present. Theoretical arguments supported by experimental data for η in the range 1.05 ≤ η ≤ 2.2 validate the relation [15, 16] :
where N D and N C are respectively the doping density and the effective density of states in the conduction band. Using this expression, the calculated φ BF values are found to be larger than φ B0 and are closer to the SBH values determined by the C-V measurements (Table I) . Using the Schottky-Mott relation, φ BF,B0 = φ m − χ, which relates SBH to the metal work function φ m and the semiconductor electron affinity χ, together with the assumption that the Fermi levels of the semiconductors are not pinned, we calculate the HOPG contact work function (φ HOP G ) to be in the range 4.40 eV-4.80 eV (Table I) . Although the HOPG/4H-SiC junctions do not reveal comparable linearity in the activation energy plots, we can still estimate SBHs using Eq. 1-3 and with the contact area and theoretical value of the Richardson constant by fitting the J − V curves in panel (c) of Fig. 1 (Table I) . Our values of φ HOP G determined separately on Si, GaAs and 4H-SiC are in good agreement with the theoretically and experimentally determined values (ranging from 4.4 eV to 4.8 eV) reported in the literature [10, 11, 12] .
As shown in Fig. 3 , we have also used capacitance(1 kHz)-voltage (C-V ) measurements plotted in the form 1/C 2 vs. V R , where V R is the reverse bias voltage, to characterize our junctions at room temperature. The observed linearity suggests that gap states are absent and that the surface density of states is small [17] . Linear extrapolation (dotted lines) to the intercept with the absiccsa identifies the built-in potential, V bi , which is related to SBH via the expression, φ C−V = V bi +(E c −E F ), where E c is the conduction band edge and E F the Fermi energy. In like manner, the dopant densities of each semiconductor can be calculated from the slopes. The values for φ C−V and N D extracted from the linear dependences shown in Fig. 3 are listed in Table I . Although the values for N D are in good agreement with Hall data, the values for φ C−V are observed to be slightly higher than the values extracted from I-V measurements. This trend might be attributed to the presence of a very thin oxide layer at the metal semiconductor interface causing V bi , and hence φ C−V , to be overestimated by C-V measurements [1] .
In conclusion, we have demonstrated the formation of Schottky contacts using a "soft-landing" HOPG contact on n-type Si, GaAs and 4H-SiC semiconducting substrates. Fabrication can be as easy as allowing a dab of HOPG paint to air dry on any one of the investigated semiconductors. The extracted values of SBH from I-V and C-V measurements roughly obey the Schottky-Mott relation with inferred graphite work functions agreeing well with literature values. Our results not only provide unexpected insights into the nature of the graphite/semiconductor interface but also anticipate applications where single-layer graphene is directly contacted to a semiconductor substrate rather than isolated by an insulating oxide [13] or grown directly on undoped insulating semiconductors [14] .
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